This invention is a high speed, low distortion reference level adjustment circuit configuration. Its purpose being to conserve amplifier power during low level input signals. It consists primarily of a series of parallel resistive capacitive groups placed in the signal input and biasing portion of the amplifier circuit.
The power down time is instantaneous and the power up time is one fourth of one cycle or less, correctable to instantaneous. "Instantaneous" here possible up to the highest frequency to which the amplifier is otherwise limited.
This invention has phenomenally less distortion than previous high speed methods in that it only crosses the non-linearity zone near cut-off a maximum of once per new wave level rather than on each half wave, which also reduces the duty time and necessary size of correction circuitry.
Total avoidance of such crossings can also be accomplished with a slight increase in base reference level far enough above the non-linearity zone to allow a certain quantity increase per cycle to involve no non-linearity.
Previous Next or go to page B0 B1 B2 B3 B4 B5 B6 B7